74HC154; 74HCT154 4-to-16 line decoder/demultiplexer Rev. 7 — 29 February 2016

Product data sheet

General description 1.

The 74HC154; 74HCT154 is a 4-to-16 line decoder/demultiplexer. It decodes four binary weighted address inputs (A0 to A3) to sixteen mutually exclusive outputs ($\overline{Y0}$ to $\overline{Y15}$). The device features two input enable (E0 and E1) inputs. A HIGH on either of the input enables forces the outputs HIGH. The device can be used as a 1-to-16 demultiplexer by using one of the enable inputs as the multiplexed data input. When the other enable input is LOW the addressed output will follow the state of the applied data. Inputs include clamp diodes. This enables the use of current limiting resistors to interface inputs to voltages in excess of V_{CC}.

Features and benefits 2.

- 16-line demultiplexing capability
- Decodes 4 binary-coded inputs into 16 mutually-exclusive outputs
- Complies with JEDEC standard no. 7A
- Input levels:
 - ◆ For 74HC154: CMOS level
 - ◆ For 74HCT154: TTL level
- ESD protection:
 - ♦ HBM JESD22-A114F exceeds 2000 V
 - MM JESD22-A115-A exceeds 200 V
- Multiple package options
- Specified from -40 °C to +85 °C and -40 °C to +125 °C


Ordering information 3.


Table 1. **Ordering information**


Type number	Package				
	Temperature range	Name	Description	Version	
74HC154D	−40 °C to +125 °C	SO24	plastic small outline package; 24 leads; body width 7.5 mm	SOT137-1	
74HCT154D					
74HC154DB	-40 °C to +125 °C	SSOP24	plastic shrink small outline package; 24 leads; body width	SOT340-1	
74HCT154DB			5.3 mm		
74HC154PW	–40 °C to +125 °C	TSSOP24	plastic thin shrink small outline package; 24 leads; body	SOT355-1	
74HCT154PW			width 4.4 mm		
74HC154BQ	-40 °C to +125 °C DHVQFN24		plastic dual in-line compatible thermal enhanced very thin	SOT815-1	
74HCT154BQ			quad flat package; no leads; 24 terminals; body $3.5 \times 5.5 \times 0.85$ mm		



4. Functional diagram








5. Pinning information

5.1 Pinning



5.2 Pin description

Table 2. Pin description

Symbol	Pin	Description
$\frac{\overline{Y0}, \overline{Y1}, \overline{Y2}, \overline{Y3}, \overline{Y4}, \overline{Y5}, \overline{Y6}, \overline{Y7}, \overline{Y8}, \overline{Y9},}{\overline{Y10}, \overline{Y11}, \overline{Y12}, \overline{Y13}, \overline{Y14}, \overline{Y15}}$	1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 13, 14, 15, 16, 17	data output (active LOW)
GND	12	ground (0 V)
<u>E0</u> , <u>E1</u>	18, 19	enable input (active LOW)
A0, A1, A2, A3	23, 22, 21, 20	address input
V _{CC}	24	supply voltage

6. Functional description

Table 3. Function table[1]

Input					Out	Output															
E0	E1	A0	A1	A2	А3	<u>Y0</u>	<u>Y1</u>	<u>Y2</u>	<u>Y3</u>	<u>Y4</u>	<u>Y5</u>	<u>Y6</u>	<u>Y7</u>	<u>Y8</u>	<u>Y9</u>	Y10	<u>Y11</u>	Y12	Y13	<u>Y14</u>	Y15
Н	Н	Χ	Χ	Χ	Χ	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н
Н	L	Χ	Χ	Χ	Χ	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н
L	Н	Χ	Χ	Χ	Χ	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н
L	L	L	L	L	L	L	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н
		Н	L	L	L	Н	L	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н
		L	Н	L	L	Н	Н	L	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н
		Н	Н	L	L	Н	Н	Н	L	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н
		L	L	Н	L	Н	Н	Н	Н	L	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н
		Н	L	Н	L	Н	Н	Н	Н	Н	L	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н
		L	Н	Н	L	Н	Н	Н	Н	Н	Н	L	Н	Н	Н	Н	Н	Н	Н	Н	Н
		Н	Н	Н	L	Н	Н	Н	Н	Н	Н	Н	L	Н	Н	Н	Н	Н	Н	Н	Н
		L	L	L	Н	Н	Н	Н	Н	Н	Н	Н	Н	L	Н	Н	Н	Н	Н	Н	Н
		Н	L	L	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	L	Н	Н	Н	Н	Н	Н
		L	Н	L	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	L	Н	Н	Н	Н	Н
		Н	Н	L	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	L	Н	Н	Н	Н
		L	L	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	L	Н	Н	Н
		Н	L	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	L	Н	Н
		L	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	L	Н
		Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	L

^[1] H = HIGH voltage level

L = LOW voltage level

X = don't care.

Limiting values

Table 4. **Limiting values**

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions		Min	Max	Unit
V _{CC}	supply voltage			-0.5	+7.0	V
I _{IK}	input clamping current	$V_{I} < -0.5 \text{ V or } V_{I} > V_{CC} + 0.5 \text{ V}$	[1]	-	±20	mA
I _{OK}	output clamping current	$V_{O} < -0.5 \text{ V or } V_{O} > V_{CC} + 0.5 \text{ V}$	[1]	-	±20	mA
Io	output current	$-0.5 \text{ V} < \text{V}_{\text{O}} < \text{V}_{\text{CC}} + 0.5 \text{ V}$	[1]	-	±25	mA
I _{CC}	supply current		[1]	-	50	mA
I _{GND}	ground current		[1]	-	-50	mA
T _{stg}	storage temperature			-65	+150	°C
P _{tot}	total power dissipation	$T_{amb} = -40 ^{\circ}\text{C} \text{ to } +125 ^{\circ}\text{C}$	[2]	-	300	mW

^[1] The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

For SSOP24 and TSSOP24 packages: Ptot derates linearly at 5.5 mW/K above 60 x°C.

For DHVQFN24 packages: P_{tot} derates linearly at 4.5 mW/K above 60 \times °C.

Recommended operating conditions 8.

Table 5. **Recommended operating conditions**

Voltages are referenced to GND (ground = 0 V)

Symbol	Parameter	Conditions	74HC154			7	4HCT15	4	Unit
			Min	Тур	Max	Min	Тур	Max	
V _{CC}	supply voltage		2.0	5.0	6.0	4.5	5.0	5.5	V
VI	input voltage		0	-	V _{CC}	0	-	V _{CC}	V
Vo	output voltage		0	-	V _{CC}	0	-	V _{CC}	V
T _{amb}	ambient temperature		-40	+25	+125	-40	+25	+125	°C
Δt/ΔV	input transition rise and fall rate	V _{CC} = 2.0 V	-	-	625	-	-	-	ns/V
		V _{CC} = 4.5 V	-	1.67	139	-	1.67	139	ns/V
		V _{CC} = 6.0 V	-	-	83	-	-	-	ns/V

^[2] For SO24 packages: P_{tot} derates linearly at 8 mW/K above 70 x°C.

9. Static characteristics

Table 6. Static characteristics 74HC154

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
T _{amb} = 25	°C					
V _{IH}	HIGH-level input voltage	V _{CC} = 2.0 V	1.5	1.2	-	V
		V _{CC} = 4.5 V	3.15	2.4	-	V
		V _{CC} = 6.0 V	4.2	3.2	-	V
V _{IL}	LOW-level input voltage	V _{CC} = 2.0 V	-	0.8	0.5	V
		V _{CC} = 4.5 V	-	2.1	1.35	V
		V _{CC} = 6.0 V	-	2.8	1.8	V
V _{OH}	HIGH-level output voltage	$V_I = V_{IH}$ or V_{IL}				
		$V_{CC} = 2.0 \text{ V}; I_{O} = -20 \mu\text{A}$	1.9	2.0	-	V
		$V_{CC} = 4.5 \text{ V}; I_{O} = -20 \mu\text{A}$	4.4	4.5	-	V
		$V_{CC} = 6.0 \text{ V}; I_{O} = -20 \mu\text{A}$	5.9	6.0	-	V
		$V_{CC} = 4.5 \text{ V}; I_{O} = -4.0 \text{ mA}$	3.98	4.32	-	V
		$V_{CC} = 6.0 \text{ V}; I_{O} = -5.2 \text{ mA}$	5.48	5.81	-	V
V _{OL}	LOW-level output voltage	$V_I = V_{IH}$ or V_{IL}				
		V _{CC} = 2.0 V; I _O = 20 μA	-	0	0.1	V
		$V_{CC} = 4.5 \text{ V}; I_{O} = 20 \mu\text{A}$	-	0	0.1	V
		$V_{CC} = 6.0 \text{ V}; I_{O} = 20 \mu\text{A}$	-	0	0.1	V
		V _{CC} = 4.5 V; I _O = 4.0 mA	-	0.15	0.26	V
		V _{CC} = 6.0 V; I _O = 5.2 mA	-	0.16	0.26	V
l _l	input leakage current	$V_{CC} = 6.0 \text{ V}; V_I = V_{CC} \text{ or GND}$	-	-	±0.1	μΑ
I _{CC}	supply current	$V_{CC} = 6.0 \text{ V}; V_I = V_{CC} \text{ or GND}; I_O = 0 \text{ A}$	-	-	8.0	μΑ
Cı	input capacitance		-	3.5	-	pF
T _{amb} = -40) °C to +85 °C			II.		
V _{IH}	HIGH-level input voltage	V _{CC} = 2.0 V	1.5	-	-	V
		V _{CC} = 4.5 V	3.15	-	-	V
		V _{CC} = 6.0 V	4.2	-	-	V
V _{IL}	LOW-level input voltage	V _{CC} = 2.0 V	-	-	0.5	V
		V _{CC} = 4.5 V	-	-	1.35	V
		V _{CC} = 6.0 V	-	-	1.8	V
V _{OH}	HIGH-level output voltage	$V_I = V_{IH}$ or V_{IL}				
		$V_{CC} = 2.0 \text{ V}; I_{O} = -20 \mu\text{A}$	1.9	-	-	V
		$V_{CC} = 4.5 \text{ V; } I_{O} = -20 \mu\text{A}$	4.4	-	-	V
		$V_{CC} = 6.0 \text{ V}; I_{O} = -20 \mu\text{A}$	5.9	-	-	V
		$V_{CC} = 4.5 \text{ V}; I_{O} = -4.0 \text{ mA}$	3.84	-	-	V
		$V_{CC} = 6.0 \text{ V}; I_{O} = -5.2 \text{ mA}$	5.34	-	-	V

 Table 6.
 Static characteristics 74HC154 ...continued

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{OL}	LOW-level output voltage	$V_I = V_{IH}$ or V_{IL}				
		$V_{CC} = 2.0 \text{ V; } I_{O} = 20 \mu\text{A}$	-	-	0.1	V
		$V_{CC} = 4.5 \text{ V}; I_{O} = 20 \mu\text{A}$	-	-	0.1	V
		$V_{CC} = 6.0 \text{ V}; I_{O} = 20 \mu\text{A}$	-	-	0.1	V
		$V_{CC} = 4.5 \text{ V}; I_{O} = 4.0 \text{ mA}$	-	-	0.33	V
		$V_{CC} = 6.0 \text{ V}; I_{O} = 5.2 \text{ mA}$	-	-	0.33	V
l _l	input leakage current	$V_{CC} = 6.0 \text{ V}; V_I = V_{CC} \text{ or GND}$	-	-	±1.0	μΑ
I _{CC}	supply current	$V_{CC} = 6.0 \text{ V}; V_I = V_{CC} \text{ or GND}; I_O = 0 \text{ A}$	-	-	80	μΑ
T _{amb} = -40	°C to +125 °C					
V _{IH}	HIGH-level input voltage	V _{CC} = 2.0 V	1.5	-	-	V
		V _{CC} = 4.5 V	3.15	-	-	V
		V _{CC} = 6.0 V	4.2	-	-	V
V _{IL}	LOW-level input voltage	V _{CC} = 2.0 V	-	-	0.5	V
		V _{CC} = 4.5 V	-	-	1.35	V
		V _{CC} = 6.0 V	-	-	1.8	V
V _{OH}	HIGH-level output voltage	$V_I = V_{IH}$ or V_{IL}				
		$V_{CC} = 2.0 \text{ V; } I_{O} = -20 \mu\text{A}$	1.9	-	-	V
		$V_{CC} = 4.5 \text{ V}; I_{O} = -20 \mu\text{A}$	4.4	-	-	V
		$V_{CC} = 6.0 \text{ V; } I_{O} = -20 \mu\text{A}$	5.9	-	-	V
		$V_{CC} = 4.5 \text{ V; } I_{O} = -4.0 \text{ mA}$	3.7	-	-	V
		$V_{CC} = 6.0 \text{ V; } I_{O} = -5.2 \text{ mA}$	5.2	-	-	V
V _{OL}	LOW-level output voltage	$V_I = V_{IH}$ or V_{IL}				
		$V_{CC} = 2.0 \text{ V}; I_{O} = 20 \mu\text{A}$	-	-	0.1	V
		$V_{CC} = 4.5 \text{ V; } I_{O} = 20 \mu\text{A}$	-	-	0.1	V
		$V_{CC} = 6.0 \text{ V; } I_{O} = 20 \mu\text{A}$	-	-	0.1	V
		$V_{CC} = 4.5 \text{ V}; I_{O} = 4.0 \text{ mA}$	-	-	0.4	V
		$V_{CC} = 6.0 \text{ V}; I_{O} = 5.2 \text{ mA}$	-	-	0.4	V
I _I	input leakage current	$V_{CC} = 6.0 \text{ V}; V_I = V_{CC} \text{ or GND}$	-	-	±0.1	μΑ
I _{CC}	supply current	$V_{CC} = 6.0 \text{ V}; V_{I} = V_{CC} \text{ or GND}; I_{O} = 0 \text{ A}$	-	-	160	μΑ

Table 7. Static characteristics 74HCT154

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
T _{amb} = 25	°C					
V _{IH}	HIGH-level input voltage	V _{CC} = 4.5 V to 5.5 V	2.0	1.6	-	V
V _{IL}	LOW-level input voltage	V _{CC} = 4.5 V to 5.5 V	-	1.2	0.8	V
V _{OH}	HIGH-level output voltage	$V_I = V_{IH}$ or V_{IL}				
		$V_{CC} = 4.5 \text{ V}; I_{O} = -20 \mu\text{A}$	4.4	4.5	-	V
		$V_{CC} = 4.5 \text{ V}; I_{O} = -4 \text{ mA}$	3.98	4.32	-	V
V _{OL}	LOW-level output voltage	$V_I = V_{IH}$ or V_{IL}				
		$V_{CC} = 4.5 \text{ V}; I_{O} = 20 \mu\text{A}$	-	0	0.1	V
		V _{CC} = 4.5 V; I _O = 4 mA	-	0.15	0.25	V
I _I	input leakage current	$V_{CC} = 5.5 \text{ V}; V_I = V_{CC} \text{ or GND}$	-	-	±0.1	μА
I _{cc}	supply current	$V_{CC} = 5.5 \text{ V}; V_{I} = V_{CC} \text{ or GND}; I_{O} = 0 \text{ A}$	-	-	8.0	μА
Δl _{CC}	additional supply current	per input pin; $V_{CC} = 4.5 \text{ V}$ to 5.5 V; $V_{I} = V_{CC} - 2.1 \text{ V}$; $I_{O} = 0 \text{ A}$	-	-	360	μА
Cı	input capacitance		-	3.5	-	pF
$T_{amb} = -40$) °C to +85 °C		1	1	1	-
V _{IH}	HIGH-level input voltage	V _{CC} = 4.5 V to 5.5 V	2.0	-	-	V
V _{IL}	LOW-level input voltage	V _{CC} = 4.5 V to 5.5 V	-	-	0.8	V
V _{OH}	HIGH-level output voltage	$V_I = V_{IH}$ or V_{IL}				
		$V_{CC} = 4.5 \text{ V}; I_{O} = -20 \mu\text{A}$	4.4	-	-	V
		$V_{CC} = 4.5 \text{ V}; I_{O} = -4 \text{ mA}$	3.84	-	-	V
V _{OL}	LOW-level output voltage	$V_I = V_{IH}$ or V_{IL}				
		$V_{CC} = 4.5 \text{ V}; I_{O} = 20 \mu\text{A}$	-	-	0.1	V
		V _{CC} = 4.5 V; I _O = 4 mA	-	-	0.33	V
I _I	input leakage current	$V_{CC} = 5.5 \text{ V}; V_I = V_{CC} \text{ or GND}$	-	-	±1.0	μΑ
Icc	supply current	$V_{CC} = 5.5 \text{ V}; V_I = V_{CC} \text{ or GND}; I_O = 0 \text{ A}$	-	-	80	μΑ
Δl _{CC}	additional supply current	per input pin; $V_{CC} = 4.5 \text{ V}$ to 5.5 V; $V_1 = V_{CC} - 2.1 \text{ V}$; $I_O = 0 \text{ A}$	-	-	450	μΑ
T _{amb} = -40	°C to +125 °C					
V _{IH}	HIGH-level input voltage	V _{CC} = 4.5 V to 5.5 V	2.0	-	-	V
V _{IL}	LOW-level input voltage	V _{CC} = 4.5 V to 5.5 V	-	-	0.8	V
V _{OH}	HIGH-level output voltage	$V_I = V_{IH}$ or V_{IL}				
		$V_{CC} = 4.5 \text{ V}; I_{O} = -20 \mu\text{A}$	4.4	-	-	V
		$V_{CC} = 4.5 \text{ V}; I_{O} = -4 \text{ mA}$	3.7	-	-	V
V _{OL}	LOW-level output voltage	$V_I = V_{IH}$ or V_{IL}				
		$V_{CC} = 4.5 \text{ V}; I_{O} = 20 \mu\text{A}$	-	-	0.1	V
		V _{CC} = 4.5 V; I _O = 4 mA	-	-	0.4	V
I _I	input leakage current	$V_{CC} = 5.5 \text{ V}; V_I = V_{CC} \text{ or GND}$	-	-	±1.0	μΑ
I _{cc}	supply current	$V_{CC} = 5.5 \text{ V}; V_{I} = V_{CC} \text{ or GND}; I_{O} = 0 \text{ A}$	-	-	160	μΑ
Δl _{CC}	additional supply current	per input pin; $V_{CC} = 4.5 \text{ V}$ to 5.5 V; $V_{I} = V_{CC} - 2.1 \text{ V}$; $I_{O} = 0 \text{ A}$	-	-	490	μА

10. Dynamic characteristics

Table 8. Dynamic characteristics

GND (ground = 0 V); $C_L = 50$ pF unless otherwise specified; for test circuit, see Figure 9.

Symbol	Parameter	Conditions			25 °C		-4	0 °C to +1	25 °C	Unit
				Min	Тур	Max	Min	Max (85 °C)	Max (125 °C)	
74HC154										
t _{pd}	propagation delay	An to Yn; see Figure 7	<u>[1]</u>							
		V _{CC} = 2.0 V		-	36	150	-	190	225	ns
		V _{CC} = 4.5 V		-	13	30	-	38	45	ns
		$V_{CC} = 5 \text{ V}; C_L = 15 \text{ pF}$		-	11	-	-	-	-	ns
		V _{CC} = 6.0 V		-	10	26	-	33	38	ns
		En to Yn; see Figure 8								
		V _{CC} = 2.0 V		-	39	150	-	190	225	ns
		V _{CC} = 4.5 V		-	14	30	-	38	45	ns
		$V_{CC} = 5 \text{ V}; C_L = 15 \text{ pF}$		-	11	-	-	-	-	ns
		V _{CC} = 6.0 V		-	11	26	-	33	38	ns
t _t	transition time	see Figure 7 and 8	[2]							
		V _{CC} = 2.0 V		-	19	75	-	95	110	ns
		V _{CC} = 4.5 V		-	7	15	-	19	22	ns
		V _{CC} = 6.0 V		-	6	13	-	16	19	ns
C _{PD}	power dissipation capacitance	per gate; V _I = GND to V _{CC}	[3]	-	60	-	-	-	-	pF
74HCT15	4				1		-		1	-
t _{pd}	propagation delay	An to Yn; see Figure 7	<u>[1]</u>							
•		V _{CC} = 4.5 V		-	16	35	-	44	53	ns
		$V_{CC} = 5 \text{ V}; C_L = 15 \text{ pF}$		-	13	-	-	-	-	ns
		En to Yn; see Figure 8								
		V _{CC} = 4.5 V		-	15	32	-	40	48	ns
		$V_{CC} = 5 \text{ V}; C_L = 15 \text{ pF}$		-	13	-	-	-	-	ns
t _t	transition time	see Figure 7 and 8	[2]							
		V _{CC} = 4.5 V		-	7	15	-	19	22	ns
C _{PD}	power dissipation capacitance	per gate; $V_I = GND$ to $(V_{CC} - 1.5 V)$	<u>[3]</u>	-	60	-	-	-	-	pF

- [1] $\ t_{pd}$ is the same as t_{PLH} and t_{PHL}
- [2] t_t is the same as t_{TLH} and t_{THL}
- [3] C_{PD} is used to determine the dynamic power dissipation (P_D in μW).

 $P_D = C_{PD} \times V_{CC}^2 \times f_i \times N + \Sigma (C_L \times V_{CC}^2 \times f_o)$ where:

 f_i = input frequency in MHz;

f_o = output frequency in MHz;

C_L = output load capacitance in pF;

 V_{CC} = supply voltage in V;

N = number of load switching outputs;

 $\Sigma(C_L \times V_{CC}^2 \times f_0)$ = sum of the outputs.

11. Waveforms






Table 9. Measurement points

Туре	Input	Output
	V _M	V _M
74HC154	0.5V _{CC}	0.5V _{CC}
74HCT154	1.3 V	1.3 V

10 of 20





Test data is given in Table 10.

Definitions for test circuit:

 R_T = Termination resistance; should be equal to output impedance Z_0 of the pulse generator.

 C_L = Load capacitance including jig and probe capacitance.

R_L = Load resistor.


S1 = Test selection switch.

Fig 9. Test circuit for measuring switching times

Table 10. Test data

Туре	Input		Load	Load		
	V _I	t _r , t _f	CL	R _L	t _{PHL} , t _{PLH}	
74HC154	V _{CC}	6 ns	15 pF, 50 pF	1 kΩ	open	
74HCT154	3 V	6 ns	15 pF, 50 pF	1 kΩ	open	

12. Application information




12 of 20

13. Package outline

SO24: plastic small outline package; 24 leads; body width 7.5 mm

SOT137-1



Note

1. Plastic or metal protrusions of 0.15 mm (0.006 inch) maximum per side are not included.

OUTLINE		REFER	RENCES	EUROPEAN	ISSUE DATE
VERSION	IEC	JEDEC	JEITA	PROJECTION	ISSUE DATE
SOT137-1	075E05	MS-013			99-12-27 03-02-19


Fig 12. Package outline SOT137-1 (SO24)

74HC_HCT154

All information provided in this document is subject to legal disclaimers.

SSOP24: plastic shrink small outline package; 24 leads; body width 5.3 mm

SOT340-1



UNIT	A max.	A ₁	A ₂	A ₃	bp	C	D ⁽¹⁾	E ⁽¹⁾	е	HE	L	Lp	Ø	>	v	у	Z ⁽¹⁾	θ
mm	2	0.21 0.05	1.80 1.65	0.25	0.38 0.25	0.20 0.09	8.4 8.0	5.4 5.2	0.65	7.9 7.6	1.25	1.03 0.63	0.9 0.7	0.2	0.13	0.1	0.8 0.4	8° 0°

1. Plastic or metal protrusions of 0.2 mm maximum per side are not included.

OUTLINE		REFER	EUROPEAN	ISSUE DATE		
VERSION	IEC	JEDEC	JEITA		PROJECTION	ISSUE DATE
SOT340-1		MO-150				99-12-27 03-02-19


Fig 13. Package outline SOT340-1 (SSOP24)

74HC_HCT154

All information provided in this document is subject to legal disclaimers.

TSSOP24: plastic thin shrink small outline package; 24 leads; body width 4.4 mm

SOT355-1



UNIT	A max.	A ₁	A ₂	A ₃	bp	С	D ⁽¹⁾	E ⁽²⁾	е	HE	L	Lp	ď	v	w	у	Z ⁽¹⁾	θ	
mm	1.1	0.15 0.05	0.95 0.80	0.25	0.30 0.19	0.2 0.1	7.9 7.7	4.5 4.3	0.65	6.6 6.2	1	0.75 0.50	0.4 0.3	0.2	0.13	0.1	0.5 0.2	8° 0°	

Notes

- 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
- 2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.

OUTLINE		REFER	EUROPEAN	ISSUE DATE		
VERSION	IEC	JEDEC	JEITA		PROJECTION	ISSUE DATE
SOT355-1		MO-153				99-12-27 03-02-19

Fig 14. Package outline SOT355-1 (TSSOP24)

74HC_HCT154

All information provided in this document is subject to legal disclaimers.

DHVQFN24: plastic dual in-line compatible thermal enhanced very thin quad flat package; no leads; 24 terminals; body $3.5 \times 5.5 \times 0.85$ mm

SOT815-1




Fig 15. Package outline SOT815-1 (DHVQFN24)

14. Abbreviations

Table 11. Abbreviations

Acronym	Description
CMOS	Complementary Metal Oxide Semiconductor
DUT	Device Under Test
ESD	ElectroStatic Discharge
НВМ	Human Body Model
TTL	Transistor-Transistor Logic
MM	Machine Model

15. Revision history

Table 12. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes					
74HC_HCT154 v.7	20160229	Product data sheet	-	74HC_HCT154 v.6					
Modifications:	Type numb	ers 74HC154N and 74HCT1	54N (SOT101-1) remo	oved.					
74HC_HCT154 v.6	20070212	Product data sheet	-	74HC_HCT154 v.5					
Modifications:	guidelines	 The format of this data sheet has been redesigned to comply with the new identity guidelines of NXP Semiconductors. Legal texts have been adapted to the new company name where appropriate. 							
	• Table 3 on	page 4: Corrected errors in c	output information.						
74HC_HCT154 v.5	20041012	Product specification	-	74HC_HCT154 v.4					
74HC_HCT154 v.4	20041005	Product specification	-	74HC_HCT154 v.3					
74HC_HCT154 v.3	20040601	Product specification	-	74HC_HCT154_CNV v.2					

16. Legal information

16.1 Data sheet status

Document status[1][2]	Product status[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

- [1] Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions"
- [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

16.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

16.3 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Non-automotive qualified products — Unless this data sheet expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors' warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond

NXP Semiconductors' specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors' standard warranty and NXP Semiconductors' product specifications.

Translations — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

16.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

17. Contact information

For more information, please visit: http://www.nxp.com

For sales office addresses, please send an email to: salesaddresses@nxp.com

19 of 20

18. Contents

1	General description	. 1
2	Features and benefits	. 1
3	Ordering information	. 1
4	Functional diagram	. 2
5	Pinning information	. 3
5.1	Pinning	. 3
5.2	Pin description	. 4
6	Functional description	. 4
7	Limiting values	. 5
8	Recommended operating conditions	. 5
9	Static characteristics	. 6
10	Dynamic characteristics	. 9
11	Waveforms	10
12	Application information	12
13	Package outline	13
14	Abbreviations	17
15	Revision history	17
16	Legal information	18
16.1	Data sheet status	18
16.2	Definitions	18
16.3	Disclaimers	18
16.4	Trademarks	19
17	Contact information	19
10	Contents	20

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.